4 Key Steps to Design a NCL30088-Controlled LED Driver

Description
This paper proposes the key steps to rapidly design a NCL30088–driven flyback converter to power an LED string. The process is illustrated by a practical 10 W, universal mains application:

- Maximum Output Power: 10 W
- Input Voltage Range: 90 to 265 V rms
- Output Voltage Range: 12 to 20 V dc
- Output Current: 500 mA

Introduction
The NCL30088 is a driver for power–factor corrected flyback, non–isolated buck–boost and SEPIC converters. The current–mode, quasi–resonant architecture optimizes the efficiency by turning on the MOSFET when the drain–source voltage is minimal (valley). At high line, the circuit delays the MOSFET turn on until the second valley is detected to reduce the switching losses. An internal proprietary circuitry controls the input current in such a way that a power factor as high as 0.99 and an output current deviation below ±2% are typically obtained without the need for a secondary–side feedback. The circuit further contains a suite of powerful protections to ensure a robust LED driver design without the need for extra components or overdesign. Among them, one can list:

- **Over Temperature Thermal Fold–back**: connecting a NTC to the SD pin allows for gradual reduction of the LED current down to 50% of its nominal value when the temperature is excessive. If the current reduction does not prevent the temperature from reaching a second level, the controller stops operating (SD_OTP).
- **Over Voltage Protection (SD_OVP)**: A Zener diode can further be used on the SD pin to provide an adjustable OVP protection (SD OVP).
- **Cycle–by–cycle Peak Current Limit**: when the current sense voltage exceeds the internal threshold (VILIM), the MOSFET immediately turns off (cycle–by–cycle current limitation).
- **Winding and Output Diode Short–Circuit Protection (WODSCP)**: an additional comparator stops the controller if the CS pin voltage exceeds (150%*VILIM) for 4 consecutive cycles. This feature can protect the converter if a winding or the output diode is shorted or simply if the transformer saturates.
- **Output Short–circuit Protection**: If the ZCD pin voltage remains low for a 90–ms time interval, the controller stops pulsating until 4 seconds has elapsed.
- **Open LED Protection**: if the VCC pin voltage exceeds the OVP threshold, the controller shuts down and waits 4 seconds before restarting switching operation.
- **Floating/Short Pin Detection**: the circuit can detect most of these situations which helps pass safety tests.

Selecting the Right NCL30088 Version
There exist four NCL30088 versions. They differ in:

- Their respective protection mode. The WODSCP and the SD over–temperature (OTP) and over–voltage (OVP) protections are latching–off (A and C versions) or auto–recovery (the circuit resumes operation after a 4–second delay – B and D versions).
- The internal duty–ratio limitation. NCL30088A/B duty–ratio is internally limited to 50% at the top of the lowest line sinusoid. They are recommended if the lowest line peak voltage is higher than the inductor demagnetization voltage, i.e.,:
  - If \((\sqrt{2} \cdot (V_{in,\text{rms}})_{LL} \geq V_{out} + V_f)\) with non–isolated converters,
  - If \((\sqrt{2} \cdot (V_{in,\text{rms}})_{LL} \geq \frac{n_p}{n_i} (V_{out} + V_f))\) in flyback applications
  
  where \((V_{in,\text{rms}})_{LL}\) is the lowest–line rms voltage (85 or 90 V rms in general) and \((V_f)\) is the output diode forward voltage. The C and D versions that allow the duty–ratio to reach 60% at the top of the lowest line sinusoid, must be preferred otherwise. See Table 1.
Table 1. SELECTING THE RIGHT NCL30088 VERSION

<table>
<thead>
<tr>
<th>Mode</th>
<th>Output Voltage Range for Non−isolated Converters (Note1)</th>
<th>Output Voltage Range for Flyback Converters (Note 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCL30088A (Note 3)</td>
<td>( V_{out} + V_f \leq \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
<td>( V_{out} + V_f \leq \frac{n_i}{n_p} \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
</tr>
<tr>
<td>Latching off</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCL30088B</td>
<td>( V_{out} + V_f \leq \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
<td>( V_{out} + V_f \leq \frac{n_i}{n_p} \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
</tr>
<tr>
<td>Auto−recovery</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCL30088C (Note 4)</td>
<td>( V_{out} + V_f \leq \frac{3}{2} \cdot \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
<td>( V_{out} + V_f \leq \frac{n_i}{n_p} \cdot \frac{3}{2} \cdot \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
</tr>
<tr>
<td>Latching off</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NCL30088D</td>
<td>( V_{out} + V_f \leq \frac{3}{2} \cdot \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
<td>( V_{out} + V_f \leq \frac{n_i}{n_p} \cdot \frac{3}{2} \cdot \sqrt{2} (V_{in,\text{rms}})_{LL} )</td>
</tr>
<tr>
<td>Auto−recovery</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. (\( V_{in,\text{rms}})_{LL} \) is the lowest−line rms voltage (e.g., 85 V rms), \( V_f \), the output diode forward voltage
2. (\( V_{in,\text{rms}})_{LL} \) is the lowest−line rms voltage (e.g., 85 V rms), \( V_f \), the output diode forward voltage
3. Please contact local sales representative for availability
4. Please contact local sales representative for availability

As an example, let’s assume that we must design a 90 to 265 V rms, non−isolated buck−boost converter whose output can be as high as 150 V. Let’s see if A / B version can be used.

\[
\sqrt{2} (V_{in,\text{rms}})_{LL} = \sqrt{2} \cdot 90 = 127V \leq V_{out} + V_f = 150V \quad \text{(eq. 1)}
\]

Eq. 1 indicates that the Table 1 condition of using the A and B versions in non−isolated converters applications is met. Hence, the A / B version is not recommended while the C or D version is ok since:

\[
\frac{3}{2} \cdot \sqrt{2} (V_{in,\text{rms}})_{LL} = \frac{3}{2} \cdot \sqrt{2} \cdot 90 = 191V \geq V_{out} + V_f = 150V \quad \text{(eq. 2)}
\]

Generally speaking, the A and B versions are typically preferred in narrow−mains non−isolated converters or flyback LED drivers [the turns ratio of isolated flyback converters, gives some flexibility – see Table 1 conditions]. C and D versions are generally to be selected for wide−mains, non−isolated converters.

If the duty−ratio limitation is exceeded by your application, the LED current will be below its nominal value at the lowest line voltage but will meet the target when the input voltage level is sufficient. Thus, you can start with the NCL30088A or the NCL30088B and consider the NCL30088C or NCL30088D if the LED current is too low at the lowest line levels. By the way, a symptom of the duty−ratio limitation effect can be observed as shown by Figure 1 where the input current is clamped by the over−current protection during normal load conditions.

---

![Figure 1. Current Over−Current Limitation](image)

\((V_{ILIM} \) is the Overcurrent Threshold, \( R_{\text{sense}} \) the Current Sense Resistor)

Our application of interest is a flyback converter. In this case, the turns ratio must be considered when selecting the appropriate version. We will see that in this specific case, the NCL30088B is the appropriate option.
LED Driver Dimensioning

Figure 2. Basic Schematic

STEP 1: POWER COMPONENTS SELECTION

Basically, the transformer, the output capacitor and the power silicon devices are dimensioned “as usual”, that is, as done with any other PF corrected, quasi–resonant flyback converter. This chapter does not detail this process, but highlights the major points.

Transformer Selection

Selecting the Auxiliary Winding Number of Turns

An auxiliary winding is necessary for zero current detection and to provide the VCC voltage. The output voltage of a LED driver generally exhibits a large range. The VCC voltage provided by the auxiliary winding will vary in a similar manner. The NCL30088 features a large VCC range to address these variations. Practically, after start–up, the operating range is 9.4 V up to 25.5 V.

NOTE: \( (V_{CC(OVP)})_{min} = 25.5 \text{ V} \) is the threshold minimum value of the VCC over–voltage protection. This safety feature protects the circuit if the LED string happens to be disconnected.

The auxiliary winding number of turns can be selected so that the auxiliary voltage is slightly below \( (V_{CC(OVP)})_{min} \) when the output voltage is at a maximum factoring in impact of the 100/120–Hz ripple. Practically, after start–up, the operating range is 9.4 V up to 25.5 V.

The auxiliary winding number of turns can be selected so that the auxiliary voltage is slightly below \( (V_{CC(OVP)})_{min} \) when the output voltage is at a maximum factoring in impact of the 100/120–Hz ripple. Practically, after start–up, the operating range is 9.4 V up to 25.5 V.

\[
\frac{n_{AUX}}{n_S} \leq \frac{(V_{out,max} + V_i)}{(V_{CC(OVP)})_{min} + V_f} \tag{eq. 3}
\]

Hence:

\[
n_{AUX} \leq n_S \cdot \frac{(V_{CC(OVP)})_{min} + V_f}{V_{out,max} + V_f} \tag{eq. 4}
\]

This leads in our case to:

\[
n_{AUX} \leq n_S \cdot \frac{25.5}{20 + 1} \approx 1.3 \cdot n_S \tag{eq. 5}
\]

Practically, we will select \( n_{AUX} = n_S \).

In this case, VCC will be in the range of \( V_{out} \), with some deviations due to the imperfect coupling.

Selecting the Secondary Winding Number of Turns

In general, \( N_{PS} \), the secondary to primary transformer turns ratio \( (N_{PS} = n_S / n_P ) \) \[ n_P designates the primary number of turns, \( n_S \), the secondary number of turns \] is selected as low as possible so that the input current stress is reduced. \( N_{PS} \) cannot be too small however. \( N_{PS} \) sets the amount of voltage reflected during the off–time (see Figure 3) and hence, must be high enough to limit the voltage stress across the primary–side MOSFET. Indeed, the voltage to be sustained by the primary–side MOSFET and the output diode are:

\[
V_{DS,max} = \sqrt{2} (V_{in,rms})_{max} + \frac{V_{out} + V_f}{N_{PS}} + V_{Q-ov} \tag{eq. 6}
\]

\[
V_{diode,max} = N_{PS} \sqrt{2} (V_{in,rms})_{max} + V_{out} + V_f + V_{D-ov}
\]

Where:

- \( N_{PS} \) is the secondary to primary transformer turns ratio \( N_{PS} = n_S / n_P \)
- \( V_{Q-ov} \) is the MOSFET overvoltage shown in Figure 3. This overshoot is due to the leakage inductor reset. It is limited by the clamping network consisting of \( D_C, C_C \) and \( R_C \) of Figure 2.
- \( V_{D-ov} \) is a similar overshoot that occurs across the output diode when the MOSFET turns on.
The clamping network is often designed so that $V_{Q-ov}$ is between 50% and 100% of the reflected voltage:

$$V_{Q-ov} = k_C \cdot \frac{V_{out} + V_f}{N_{PS}} \quad \text{with} \quad 0.5 \leq k_C \leq 1.0$$  \hspace{1cm} (eq. 7)

We can estimate the maximum voltage reached on the drain node, considering $V_{out(OVP)}$ level as the maximum output voltage:

$$V_{ds,max} = \sqrt{2} \cdot (V_{in,rms})_{HL} + \frac{(1 + k_C)(V_{out(OVP)} + V_f)}{N_{PS}} \leq 85\% V_{DSS}$$  \hspace{1cm} (eq. 9)

Where $V_{DSS}$ is the MOSFET breakdown voltage. Finally:

$$\frac{n_P}{n_S} \leq \frac{85\% V_{DSS} - \sqrt{2} \cdot (V_{in,rms})_{HL}}{(1 + k_C)(V_{out(OVP)} + V_f)}$$  \hspace{1cm} (eq. 10)

In our application, $(V_{in,rms})_{HL}$ is 265 V rms and $(V_{out(OVP)} + V_f)$ is about 28 V.

With a 600 V MOSFET,

$$\frac{n_P}{n_S} (1 + k_C) \leq \frac{85\% \cdot 600 - \sqrt{2} \cdot 265}{28} \approx 4.8$$  \hspace{1cm} (eq. 11)

With a 800 V MOSFET,

$$\frac{n_P}{n_S} (1 + k_C) \leq \frac{85\% \cdot 800 - \sqrt{2} \cdot 265}{28} \approx 10.9$$  \hspace{1cm} (eq. 12)

We select the second option (800 V MOSFET) with $(\frac{n_P}{n_S} = 6)$ and $(k_C = 80\%)$, which meets eq.12 requirements since $\left(\frac{n_P}{n_S} (1 + k_C) = 6 \cdot 180\% = 10.8 \leq 10.9\right)$.

It can be easily checked that the Table 1 condition of using the A or B version is met. The NCL30088B will be used for this application.

Selecting the Primary Inductance

Assuming a quasi–resonant operation and neglecting the small delay necessary for detecting the MOSFET drain–source valley, the primary inductance dictates the switching frequency as follows:

$$f_{sw} = \frac{(V_{in,rms})^2}{2L_p P_{in,avg}} \left(\frac{V_{out} + V_f}{N_{PS} V_{in}(t) + V_{out} + V_f}\right)^2$$  \hspace{1cm} (eq. 13)

The switching frequency is a rising function of the rms line voltage. At a given line magnitude, the switching frequency is yet higher near the line zero crossing and decays as the line voltage rises due to the $(V_{in}(t))$ term.

Note that when high–line conditions are detected (see NOTE), the NCL30088 does not operate in quasi–resonant mode but delays the MOSFET turn on until the 2nd valley is detected (see Figure 4). This reduces the switching frequency upper range and optimizes the high–line efficiency.

NOTE: The input voltage is sensed by the $V_S$ pin for brown–out protection, feedforward and line range detection. High–line conditions are detected when the $V_S$ pin voltage exceeds 2.4 V typically. See data sheet for more details.
The primary inductor will be selected with respect to the targeted switching frequency range, keeping in mind that:

- High switching frequency levels reduce the size of the storage elements
- Conversely, increasing the switching frequency leads to more switching noise and losses. Also, EMI filtering may be tougher because of the EMI generated at the switching frequency and close harmonic levels. Most power supplies have to meet standards which apply to frequencies above 150 kHz. That is why SMPS designers often select $f_{SW} = 130$ kHz to keep the fundamental component below 150 kHz and then out of the regulation scope. Often, 65 kHz is also chosen to not have to damp harmonic 2 too.

As the rule of thumb, let us select $L_p$ as follows:

- In wide mains application: choose $L_p$ so that the switching frequency is below 65 kHz at the low–line range nominal voltage (typically 115 V rms) over a large part of the sinusoid. Practically, we can select that the frequency target will have to meet starting from $(v_{in,pk} / 2)$ that is $(\sqrt{2} \cdot 115 / 2)$. This arbitrary choice relies on the idea that for below this line voltage level the input current is relatively small and easy to filter. Check that at the high–line nominal voltage (230 V rms typically), the switching frequency stays below 65 kHz thanks to the valley–2 operation.

- Similarly, in a narrow mains operation case, select $L_p$ so that the switching frequency is below 65 kHz at the nominal line voltage when $(v_{in}(t) = V_{in,pk} / 2)$.

Our application is a wide–range one. Let us compute $L_p$ so that at 115 V rms, the switching frequency is below $f_{SW,T} = 65$ kHz:

$$L_p \geq \frac{(V_{in,rms})^2}{2 f_{SW,T} P_{in,avg}} \left( \frac{V_{out} + V_I}{N_{PS} V_{in,rms}} \right)^2 + \frac{V_{out} + V_I}{V_{out} + V_f} \tag{eq. 14}$$

Which leads to:

$$L_p \geq \frac{115^2}{2 \cdot 65 \cdot 10^3 \cdot 12 \left( \frac{12 + 1}{\sqrt{2} \cdot 115 / 2 + 12 + 1} \right)^2} \approx 2 \text{ mH} \tag{eq. 15}$$

Finally we have to consider the primary current magnitude constraints:

$$\left( I_{L,pk} \right)_{max} = 2 \sqrt{2} \cdot \frac{P_{in,avg}}{V_{in,rms}} \left( 1 + \frac{N_{PS} V_{in,rms}}{V_{out} + V_f} \right) \tag{eq. 16}$$

$$\left( I_{L,pk} \right)_{max} = \frac{2}{3} \sqrt{\frac{P_{in,avg}}{V_{in,rms}}} \sqrt{1 + \frac{16 \sqrt{2} \cdot V_{in,rms}}{3 \pi \cdot \frac{V_{out} + V_f}{N_{PS}}} + \frac{6 \pi \cdot (V_{in,rms})^2}{4 \cdot \left( \frac{V_{out} + V_f}{N_{PS}} \right)^2}} \tag{eq. 17}$$

In our application, Eq.16 and Eq.17 lead to:

$$\left( I_{L,pk} \right)_{max} = 2 \sqrt{2} \cdot \frac{10}{90} \left( 1 + \frac{90}{20 + 1} \right) = 0.53 \text{ A} \tag{eq. 18}$$

$$\left( I_{L,pk} \right)_{max} = \frac{2}{3} \sqrt{\frac{16 \sqrt{2} \cdot 90}{3 \pi \cdot 6 \cdot 21} + \frac{6 \pi \cdot 90^2}{4 \cdot (6 \cdot 21)^2}} \approx 290 \text{ mA} \tag{eq. 19}$$

We selected transformer 750871144 from Wurth Elektronik with the following characteristics: $L_p = 1.9$ mH, $n_p / n_{AUX} = n_p / n_S = 6$. 

---

**Figure 4. Quasi–Resonant Mode in Low Line (left), turn on at Valley 2 when in High Line (right)**

The input current is relatively small and easy to filter.
Power Switches

MOSFET

The voltage constraints on the MOSFET have been discussed in the transformer section. Conduction losses depend on the MOSFET rms current which can be computed with the following equation:

\[
(I_{Q,\text{rms}})_{\text{max}} = \frac{2}{\sqrt{3}} \left( \frac{P_{\text{in.avg}}}{(V_{\text{in.},\text{rms}})_{\text{LL}}} \right) \left[ 1 + \left( \frac{V_{\text{out},+} + V_{\text{f}}}{N_{\text{ps}}} \right)^2 \right] \cdot \frac{1}{3 \pi} \cdot \sqrt{1 + \frac{8}{3} \cdot \frac{\sqrt{2}}{(V_{\text{in.},\text{rms}})_{\text{LL}}}}
\]

(eq. 20)

A NDD03N80 MOSFET is selected (DPAK, 800 V, 4.5 \(\Omega\)).

Output Diode

Similarly, the voltage constraints have been discussed in the previous section.

Losses are mainly produced by the average current flowing through the diode. This average is simply the LED current (0.5 A in our case).

A 200–V, 2–A SMB diode is selected (MURS220).

Snubber and Clamping Network

A snubber capacitor can be placed across the MOSFET to reduce the \(dV/dt\) and lower the switching noise. A 47–pF, 1000–V capacitor is placed in our application (C1 of Figure 9). Note that for optimal operation, it is recommended to connect the snubber capacitor between the MOSFET drain and source terminals rather than between drain and ground.

When the MOSFET turns off, the magnetizing inductor energy is conveyed to the secondary side and charges the capacitor, the leakage inductor current cannot be used by the energy due to the leakage inductor must be handled. This energy of Equation 21 must be equal or higher than the leakage inductor energy defined in Eq.22. From this, we can deduce the following minimum \(R_C\) value:

\[
R_C \leq \frac{1}{2 \cdot k_C} \cdot \frac{V_{\text{ILIM}}}{R_{\text{sense}}} \cdot \left( \frac{V_{\text{out},+} + V_{\text{f}}}{N_{\text{PS}}} \right) + \sqrt{2} \cdot \frac{(V_{\text{in.},\text{rms}})_{\text{HL}}}{N_{\text{PS}}} \cdot f_{SW}
\]

(eq. 23)
Select the $C_C$ capacitor so that the time constant ($R_C \cdot C_C$) is large compared to a switching period, practically, in the range of 1 ms.

Since in our application, we have selected ($k_C = 80\%$), it comes:

$$R_C \leq \frac{28 \cdot 6 \left(180\% \cdot 28 \cdot 6 + \sqrt{2} \cdot 265\right)}{3 \cdot 80\% \cdot 20\% \left(\frac{1}{12}\right)^2 \cdot 65k} \approx 315k\Omega$$

(eq. 24)

This resistor will dissipate 

$$\left(180\% \cdot 28 \cdot 6\right)^2 \approx 290mW$$

Two 470 k$\Omega$, 1/2 W resistors are placed in parallel for the following effective resistance: ($470k\ || 470k = 235k\Omega$).

A 4.7 nF / 100 V capacitor is implemented for $C_C$ that with $R_C$ forms a 1.1 ms time constant.

**Output Capacitor**

The power delivered by PFC converters exhibits a large ac component at twice the line frequency. To some extend, the output capacitor compensates for it but yet, the output current exhibits some ripple inversely proportional to the capacitor value ($C_{out}$).

Below equation expresses the current ripple:

$$\frac{(\Delta I_{out})_{pk-\text{pk}}}{I_{out,nom}} = \frac{2}{\sqrt{1 + \left(4\pi \cdot f_{line} \cdot R_{LED} \cdot C_{out}\right)^2}}$$

(eq. 25)

From Eq.25, the following minimum value for $C_{out}$ can be deduced (Eq.26):

$$C_{out,min} = \frac{4\pi \cdot f_{line,min} \cdot R_{LED,min}}{\sqrt{\left(\frac{2}{(\Delta I_{out})_{pk-\text{pk}}/I_{out,nom}}\right)^2 - 1}}$$

(eq. 26)

$C_{out}$ must then be large enough to avoid an excessive current ripple which could reduce the LED reliability. The flicker index is commonly specified below 0.15. This requirement corresponds to a 100% peak–to–peak ripple in a PF–corrected LED driver with a sinusoidal output current shape.

This criterion (100% peak to peak ripple), leads to:

$$\frac{(\Delta I_{out})_{pk-\text{pk}}}{I_{out,nom}} = 1$$

(eq. 27)

In our application the minimum LED dynamic resistance is estimated to be 6 $\Omega$ and the minimum line frequency is 50 Hz. In this case, the minimum output capacitor value is:

$$C_{out,min} = \sqrt{\left(\frac{2}{100\% \cdot 6}\right)^2 - 1} \approx 460 \mu F$$

(eq. 28)

A 470 F / 35 V is implemented.

Bulk capacitor heating:

It must also be checked that the ESR is low enough to prevent the rms current that flows through it, from overheating the bulk capacitor. This capacitor rms current can be estimated using the following expression.

$$I_{C,rms,\text{max}} = \sqrt{\frac{32 \cdot 2}{9\pi} \cdot \left(\frac{n_P}{n_S}\right)^2 \cdot \frac{(P_{in,\text{avg}})_{\text{max}}}{V_{in,\text{rms}}} \cdot \frac{V_{out+Vf}}{N_{PS}} \cdot \left(1 + \frac{9\pi}{16 \cdot 2} \cdot \frac{V_{in,\text{rms}}}{V_{out+Vf}/N_{PS}}\right) \cdot I_{out,nom}^2}$$

(eq. 29)

It remains wise to check the output capacitor heating in the lab.

**STEP 2: OUTPUT CURRENT SETTING**

As explained in the data sheet, the output current is regulated to equal the following $I_{out,nom}$ nominal output current:

$$I_{out,nom} = \frac{V_{REF}}{2N_{PS} R_{sense}}$$

(eq. 30)

Where:

- $N_{PS}$ is the secondary to primary transformer turns ratio
- $N_{PS} = n_S / n_P$
- $R_{sense}$ is the current sense resistor (see Figure 2)

$V_{REF}$ is the output current internal reference.

Hence once the transformer is designed, $N_{PS}$ is known and the only current sense resistor dictates the output current level.

$$R_{sense} = \frac{V_{REF}}{2N_{PS} I_{out,nom}}$$

(eq. 31)

The power dissipated by $R_{sense}$ can be computed by the following equation:
In our application:

- $NPS = 1/6$
- $I_{out,nom} = 500 \text{ mA}$
- $(P_{in,avg})_{max} = 12 \text{ W}$
- $(V_{in,rms})_{LL} = 90 \text{ V}$
- $V_{out,min} = 10 \text{ V}$

Hence:

$$R_{\text{sense}} = \frac{250 \cdot 10^{-3}}{\frac{2}{3} \cdot 500 \cdot 10^{-3}} = 1.5 \Omega$$

(eq. 33)

And:

$$P_{R_{\text{sense}}} = \frac{4}{3} \times 1.5 \left( \frac{12}{90} \right)^2 \left( 1 + \frac{8 \sqrt{2} \cdot 90}{3 \pi \cdot \frac{10^{-3}}{1/11}} \right) \approx 100 \text{ mW}$$

(eq. 34)

Two 3 $\Omega$ resistors are placed in parallel.

**Input voltage sensing and feedforward:**

A portion of the input voltage must be applied to the $V_S$ pin to provide the circuit with the sinusoidal reference necessary for shaping the input current (PFC). The obtained current reference is further modulated so that when averaged over a half-line period, it is equal to the output current reference ($V_{\text{REF}}$). This averaging process is made by an internal Operational Trans-conductance Amplifier (OTA) and the capacitor connected between the COMP pin (pin3) and ground. The recommended minimum COMP capacitance is 1 $\mu$F.

**COMP pin capacitor**

A 1 $\mu$F capacitor is to be placed between COMP pin and ground.

**Input voltage sensing**

A resistors divider ($R_{S1}$ and $R_{S2}$ of Figure 2) provides pin 2 with the $V_S$ signal. The scale-down factor is computed in accordance with the brown-out protection. If $(V_{in,rms})_{BOH}$ is the targeted minimum line rms voltage necessary for entering operation, $R_{S1}$ and $R_{S2}$ must comply with:

$$\frac{R_{S2}}{R_{S1} + R_{S2}} \cdot \sqrt{2} \cdot (V_{in,rms})_{BOH} = V_{BO(on)}$$

(eq. 35)

Where $V_{BO(on)}$ is the internal threshold (1 V typically) the $V_S$ pin voltage must exceed to allow circuit operation. In other words,

$$R_{S1} = R_{S2} \left( \frac{\sqrt{2} \cdot (V_{in,rms})_{BOH}}{V_{BO(on)}} - 1 \right)$$

(eq. 36)

$R_{S2}$ values in the range of 50 k$\Omega$ generally provide a good tradeoff between losses and noise immunity. In our application, we select 47 k$\Omega$. Our system being supposed to enter operation when the line voltage exceeds 81 V rms:

$$R_{S1} = 47 \cdot 10^3 \cdot \left( \frac{\sqrt{2} \cdot 81}{1} - 1 \right) = 5.4 \text{ M}\Omega$$

(eq. 37)

It is generally recommended not to have a single resistor placed between a high-voltage rail and a low potential node. Instead, two or more resistors are to be placed in series. In our case, we use two 2700 k$\Omega$ resistors for $R_{S1}$.

**Feedforward**

The NCL30088 computes the current setpoint ($V_{control}$) for power factor correction and proper regulation of the LED current. Now, the MOSFET cannot turn off at the very moment when the current-sense voltage exceeds $V_{control}$. There actually exists a propagation delay $t_{\text{prop}}$ (Figure 5) for which the primary current keeps rising. As a result, the primary current does not exactly peak to the expected ($V_{control} / R_{\text{sense}}$) value but to a higher level. The output current is hence also affected. Optimal regulation performance requires the peak current increase caused by $t_{\text{prop}}$ to be compensated.
The NCL30088 compensates for the propagation delay by sourcing a current proportional to the VS pin voltage out of the CS pin during the on-time. Placing a resistor RLFF between the CS pin and the sense resistor, the following offset is hence obtained:

\[ V_{CS(offset)} = K_{LFF} V_S(t) R_{LFF} \]

(eq. 38)

Where the VS pin voltage \( V_S(t) \) equates:

\[ V_S(t) = \frac{R_{S2}}{R_{S1} + R_{S2}} v_n(t) \]

(eq. 39)

Since the CS pin offset must compensate for

\[ R_{sense} \cdot \Delta I_{L(pk)} = \frac{R_{sense} \cdot v_n(t) \cdot t_{prop}}{L_p} \]

the offset resistor value can be computed as follows:

\[ R_{LFF} = \left( 1 + \frac{R_{S1}}{R_{S2}} \right) \frac{t_{prop} R_{Sense}}{L_p K_{LFF}} \]

(eq. 40)

Where:

- \( K_{LFF} \) is the VS pin voltage to CS pin current conversion ratio. Its typical value is 20 \( \mu \)S.
- \( R_{S1} \) and \( R_{S2} \) are the input voltage sensing resistors (see Figure 2).

Parameter \( t_{prop} \) includes the controller internal delay of the controller (about 50 ns) and the MOSFET turning off time. Thus, it varies with respect to the chosen MOSFET and the way it is driven (value of the gate resistors for instance).

As a consequence, it is difficult to predict its exact value prior to evaluating the LED driver design.

However, for a first approximation, we can calculate \( R_{LFF} \), using \( t_{prop} = 200 \) ns.

Then, the offset resistor value can be fine-tuned on the bench so that the output current characteristic is nearly flat over the line voltage range.

Using Eq.40, we can calculate the first value of \( R_{LFF} \) for our design:

\[ R_{LFF} = \left( 1 + \frac{R_{S1}}{R_{S2}} \right) \frac{t_{prop} R_{Sense}}{L_p K_{LFF}} = \]

\[ = \left( 1 + \frac{5400}{47} \right) \frac{200 \times 1.5}{1900 \times 20} \approx 915 \Omega \]  

(eq. 41)

After experiments in the lab, \( R_{LFF} \) value was decreased to 820 \( \Omega \)

Important Note: As indicated in the NCL30088 data sheet, \( R_{LFF} \) must be selected higher than 250 \( \Omega \). If not, the circuit may improperly detect that the CS pin is grounded.

Selecting the CS Pin Capacitor

The shape of the current–sense voltage influences the output current regulation. If the CS pin filter \( (R_{LFF}, C_{CS}) \) is too big, the output current setpoint will vary \( I_{out} \) higher than expected value). Thus, once \( R_{LFF} \) has been chosen, it is important to keep the value of \( C_{CS} \) as small as possible to have an optimal output current regulation. \( C_{CS} \) should be in the range of 10 – 100 pF.

Finally: (see Table 2)

Table 2.

<table>
<thead>
<tr>
<th>( R_{S1} )</th>
<th>( R_{S2} )</th>
<th>( C_{COMP} )</th>
<th>( R_{SENSE} )</th>
<th>( R_{LFF} )</th>
<th>( C_{CS} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>5400 k( \Omega ) (two 2.7 M( \Omega ) placed in series)</td>
<td>47 k( \Omega )</td>
<td>1 ( \mu )F</td>
<td>1.5 ( \Omega ) (two 3 ( \Omega ) resistors in parallel)</td>
<td>820 ( \Omega )</td>
<td>–</td>
</tr>
</tbody>
</table>

NCL30088 proprietary regulation technique ensures a very precise LED current control.

Please note that sources of deviation are however to be considered. They are detailed in [3]. Let’s recall the main points:

- The NCL30088 regulates the total current provided by the converter, that is, the LED current plus the \( V_{CC} \) current. Hence, the actual output current is:

\[ I_{out,nom} = \frac{N_p \cdot V_{REF}}{2 \cdot N_S \cdot R_{sense}} - \frac{N_{Aux}}{N_S} I_{CC} \]

(eq. 42)

In general, the \( \left( \frac{N_{Aux}}{N_S} \right) I_{CC} \) term is small compared to the target LED current and can be ignored. If not, \( R_{sense} \) should be reduced to compensate for the circuit consumption.

- The output current value depends on the sense resistor \( (R_{sense}) \). Select a precise resistor and avoid long tracks that lead to an additional series resistance. If \( R_{sense} \) is 1 \( \Omega \) and that the circuit additionally senses the voltage across a 20 m\( \Omega \) track, the total sensing resistor will be 1.02 \( \Omega \) instead of 1 \( \Omega \) . Ultimately, the output current will 2% below target.

- Avoid inductive sense resistor. If not, the output current will be less than the target because of the offset the series inductor causes on the Cs pin voltage:

\[ \left( \frac{I_{sense}}{L_p} \cdot v_n(t) \right) \] where \( I_{sense} \) is the \( R_{sense} \) parasitic inductance.
STEP 3: SD PIN MANAGEMENT

The Thermal Foldback and Shutdown block of the NCL30088 is inherited from the NCL30082 and its functioning and design is detailed in application note AND9131/D ([2]). Only key points will be highlighted here.

Selecting the SD Over−voltage Zener Diode

A Zener diode can be placed between the VCC and the SD pins. The circuit detects an OVP fault if the SD pin voltage exceeds 2.5 V. Note that the NCL30088 ensures that a 700 μA minimum current flows through the Zener diode in this case (see [1]) so that it can be operated far from its knee region. The SD OVP threshold on VCC is:

\[ (V_{CC})_{SD,OVP} = V_Z + V_{OVP} \]  

(eq. 43)

Where \( V_{OVP} \) is the 2.5−V SD OVP threshold.

An SD OVP fault is detected if \( V_{CC} \) exceeds \( (V_{CC})_{SD,OVP} \).

For instance, if you applied a Zener diode exhibiting a 18−V Zener breakdown voltage (when biased by a 700 μA current), the SD OVP protection will trip when \( V_{CC} \) exceeds (18.0 + 2.5) volts, that is, 20.5 V. In this case, the NCL30088B/D stops operating for the auto–recovery 4 s delay. At the end of this time, the circuit attempts to resume operation. If the fault is still present, the circuit again detects an SD OVP fault and stops for 4 s. Finally, the NCL30088B or NCL30088D enters a safe, very low duty−ratio burst mode. An SD OVP fault leads the NCL30088A and NCL30088C to latch off until the LED driver is unplugged and \( V_{CC} \) drops below \( V_{CC}(reset) \). At that moment, the fault is cleared and the circuit can resume operation.

Such a programmable protection feature is useful if the fixed \( V_{CC} \) OVP protection which trips when \( V_{CC} \) exceeds \( V_{CC}(OVP) \) (26.8 V typically) does not clamp the output voltage at a low enough level. This is not the case in our application. No Zener diode is hence implemented.

Selecting the Thermistor

The resistance of a Negative Coefficient Temperature thermistor (NTC) reduces when its temperature rises. An NTC is to be placed between the SD pin and ground to detect an over−temperature condition. In response to a high temperature, the circuit gradually reduces the LED current down 50% of its nominal value. If despite the current reduction, the temperature still increases, the circuit will eventually stop operation. In general a 50% reduction in current is more than a 50% drop dissipated power as the LED forward voltage will decrease as the current is folded back.

More specifically, as shown by Figure 6, \( R_{th} \) designating the NTC resistance:

- The circuit starts to gradually reduce the output current when \( R_{th} \) drops below \( R_{TF(start)} \) and continues diminishing it until \( R_{th} \) goes below \( R_{TF(stop)} \).
- At that moment, it maintains the output current at 50% of its nominal level as long as \( R_{th} \) is between \( R_{TF(start)} \) and \( R_{OTP(off)} \). If on the contrary, a temperature decay leads \( R_{th} \) to rise above \( R_{TF(stop)} \), the current increases according the precedent characteristics. If \( R_{th} \) exceeds \( R_{TF(start)} \), full current capability is recovered.
- The LED driver totally stops operating if \( R_{th} \) drops below \( R_{OTP(off)} \) and stays off until the temperature having reduced, \( R_{th} \) exceeds \( R_{OTP(on)} \). At that moment, the circuit resumes (NCL30088B and NCL30088D only – A and C versions latch off) and delivers 50% of the nominal current.
- If \( R_{th} \) further rises, the current regulation grows as well until \( R_{th} \) reaches \( R_{TF(start)} \). At that moment, the LED driver provides the full current.

![Figure 6. Thermal Foldback Characteristics and Over−Temperature Protection](image-url)
As an example, if thermistor NB12P00104JBB from AVX is implemented:

- The circuit starts to reduce the output current at about 82°C ambient temperature.
- The circuit stops operation at about 104°C ambient temperature.
- The circuit recovers operating at about 90°C ambient temperature.

Selecting the SD Pin Capacitor

A capacitor can be placed between SD pin and ground to prevent the pin from picking up possible surrounding noise. Please note that the value of this capacitor must not exceed 4.7 nF so that it can charge to its nominal level before the OTP blanking time has elapsed.

NOTE: At start-up, the controller blanks the SD function until a delay of 250 µs minimum (OTP blanking time), has elapsed, to provide CSD with enough time to properly charge above the 0.5 V over-temperature threshold. If not, the low SD pin voltage will be considered as caused by the low-resistance of an NTC in excessive temperature conditions.

Finally: (see Table 3)

<table>
<thead>
<tr>
<th>Dz</th>
<th>R_{th}</th>
<th>C_{CD}</th>
</tr>
</thead>
<tbody>
<tr>
<td>N/A</td>
<td>NB12P00104JBB (AVX)</td>
<td>4.7 nF</td>
</tr>
</tbody>
</table>

STEP 4: AUXILIARY WINDING AND VCC MANAGEMENT

VCC Capacitor Refueling

In nominal operation, the auxiliary winding provides the VCC voltage as shown by Figure 2. The auxiliary winding number of turns (n_{aux}) is computed in the transformer section of the “Step 1” paragraph. Note that during the on–time, diode D_{AUX} of Figure 2 rectifies the auxiliary voltage to provide VCC. Hence, neglecting the turn on spike, D_{AUX} must be able to sustain:

\[ V_{D_{AUX}} = V_{CC} + \left( \frac{n_{aux}}{n_p} \cdot \sqrt{2} \cdot (V_{in, rms})_{HL} \right) \]  

(eq. 44)

The VCC highest value is the maximum voltage the VCC(OVP) threshold can take (28.5 V). Therefore:

\[ V_{D_{AUX}} = (V_{CC(OVP)})_{max} + \left( \frac{n_{aux}}{n_p} \cdot \sqrt{2} \cdot (V_{in, rms})_{HL} \right) \]  

(eq. 45)

In our case:

\[ V_{D_{AUX}} = (V_{CC(OVP)})_{max} + \left( \frac{n_{aux}}{n_p} \cdot \sqrt{2} \cdot (V_{in, rms})_{HL} \right) \equiv \]

\[ \equiv 28.5 + \left( \frac{1}{6} \cdot \sqrt{2} \cdot 265 \right) \equiv 91 \text{ V} \]  

(eq. 46)

Due to the turn on spike, some significant headroom is necessary. Selecting a diode exhibiting at least twice the computed \( V_{RRM} \) value seems a good practice.

A 250 V / 0.2 A BAV21 diode is implemented in our application.

VCC Capacitor Value and Startup Circuitry

When off (that is until VCC has reached the 18–V start-up level), the NCL30088 consumes a very low current (13 µA typically, 30 µA maximum). Thus, high–impedance, low dissipation, resistors can be used to charge the VCC capacitor at start–up.

Note however, that faults like a VCC over–voltage condition lead the LED driver to stop operation and refrain from attempting to recover until a 4 s delay is elapsed. A low duty–ratio burst mode of operation is hence obtained as long as the fault is present. VCC cycles up and down in such a case. For this time, the (off–mode) consumption is slightly higher (75 µA max.). It is hence recommended to have the startup current (I_{startup} in Figure 7) above 75 µA. If not, VCC may collapse and the circuit reset before the 4 s delay has elapsed.

As detailed in application note AND9131/D [2], the startup resistor R_{startup} can either be connected to the bulk rail or to half–wave (Figure 7). Connecting the startup resistor to the half–wave allows decreasing the power dissipated in the startup resistor.
Calculating the \( V_{CC} \) Capacitor

The \( V_{CC} \) capacitor value \( (C_{Vcc}) \) must be large enough to feed the controller until the auxiliary winding voltage \( V_{aux} \) is sufficiently large to supply the controller. The time duration where the controller is supplied by the only \( C_{Vcc} \) capacitor is noted \( t_{reg} \) (Figure 8).

The circuit enters operation when the \( V_{CC} \) capacitor is charged to the \( V_{CC(on)} \) startup level. For the \( t_{reg} \) duration, the \( V_{CC} \) capacitor must be able to maintain the \( V_{CC} \) voltage above the UVLO level \( (V_{CC(off)}) \) while providing the current consumed by the circuit \( (I_{CC2} \text{ specified in the data sheet}) \) and the current necessary to drive the MOSFET.

We can estimate \( t_{reg} \) by considering that for this period of time, all the LED driver output current is absorbed by the output capacitor (no current flows through the LED string).

\[
C_{Vcc} \geq \frac{(I_{CC2} + Q_g)f_{sw}t_{reg}}{(V_{CC(HYS)})_{min}} = \frac{n_s \cdot C_{out}}{f_{aux}} \cdot \frac{(I_{CC2} + Q_g)f_{sw}}{I_{out}} \cdot \frac{(V_{CC(oh)}}{f_{aux}}
\]

Where:
- \( I_{CC2} \) is the NCL30088 consumption at 65 kHz when the DRV pin is unloaded (4 mA max)
- \( Q_g \) is the MOSFET total gate charge
- \( (V_{CC(HYS)})_{min} \) is the UVLO hysteresis minimum value (8 V)

\( t_{reg} \) lasts until the output voltage reaches the level at which \( V_{CC} \) starts to be charged. In general, we try to minimize the \( C_{Vcc} \) capacitor by allowing a nearly maximal \( V_{CC} \) capacitor discharge, that is, down to a value close to the UVLO level.

At that moment, the output voltage will nearly be

\[
V_{out} = (V_{CC(oh)})_{max} \frac{n_s}{f_{aux}}
\]

and \( t_{reg} \) can then computed as follows:

\[
t_{reg} = \frac{C_{out}}{I_{out}} \frac{(V_{CC(oh)})_{max} n_s}{f_{aux}}
\]

(eq. 47)

Now, using the minimum value of the UVLO hysteresis (minimum value of \( V_{CC(on)} - V_{CC(oh)} \)), the minimum \( V_{CC} \) capacitor value comes:

\[
C_{Vcc} \geq \frac{(I_{CC2} + Q_g)f_{sw}t_{reg}}{(V_{CC(HYS)})_{min}} = \frac{n_s \cdot C_{out}}{f_{aux}} \cdot \frac{(I_{CC2} + Q_g)f_{sw}}{I_{out}} \cdot \frac{(V_{CC(oh)})_{max}}{(V_{CC(HYS)})_{min}}
\]

(eq. 48)
Once the $V_{CC}$ capacitor value is known, the start-up current needed to charge $C_{Vcc}$ can be computed as a function of the maximum acceptable start-up time if specified. Recall \[ I_{startup} = \frac{(V_{CC(on)})_{\text{max}} C_{Vcc}}{t_{startup}} + (I_{CC(start)})_{\text{max}} \]
if \[ \frac{(V_{CC(on)})_{\text{max}} C_{Vcc}}{t_{startup}} + (I_{CC(start)})_{\text{max}} \geq 75 \mu A \]
\text{(eq. 49)}

Where:
- $(V_{CC(on)})_{\text{max}}$ is the $V_{CC}$ startup threshold maximum value
- $(I_{CC(start)})_{\text{max}}$ is the maximum value of the NCL30088 startup consumption ($30 \mu A$)
- $t_{startup}$ is the targeted startup time

In our case, assuming a 19–nC gate charge MOSFET, a 65–kHz operation and a 0.5–s target for the startup time, it comes: (eq.50 and eq.51)
\[ I_{startup} = \frac{(V_{CC(on)})_{\text{max}} C_{Vcc}}{0.5} \]
\[ + 30 \mu A = 430 \mu A \geq 75 \mu A \]
\text{(eq. 52)}

### Startup Resistor Calculation

#### Bulk Connection

For start-up time, the bulk rail sees the line peak voltage (the input voltage becomes a rectified sinusoid when the LED driver starts to operate), the following formula gives the $R_{startup}$ value:
\[ R_{startup} = \frac{\sqrt{2} \cdot (V_{in,\text{rms}})_{LL}}{I_{startup}} \]
\text{(eq. 53)}

Where:
- $I_{startup}$ is the startup current
- $(V_{in,\text{rms}})_{LL}$ is the lowest line rms voltage

The maximum power dissipated by the startup resistor connected to the bulk rail is:
\[ P_{startup} = \frac{\left( \frac{\sqrt{2} \cdot (V_{in,\text{rms}})_{HL}}{R_{startup}} - V_{CC} \right)^2}{R_{startup}} \]
\text{(eq. 54)}

Where $(V_{in,\text{rms}})_{HL}$ is the highest line rms voltage.

#### Half-wave Connection

If the resistor is connected to the half-wave:
\[ R_{startup1/2} = \frac{\sqrt{2} \cdot (V_{in,\text{rms}})_{LL}}{I_{startup}} \]
\text{(eq. 55)}

The maximum power dissipated by the startup resistor connected to the half-wave is thus:
\[ P_{startup1/2} = \frac{\left( \frac{\sqrt{2} \cdot (V_{in,\text{rms}})_{HL}}{R_{startup}} - V_{CC} \right)^2}{R_{startup1/2}} \]
\text{(eq. 56)}

We will select a 10 $\mu F / 35$ V capacitor. Hence:
\[ I_{startup} = \frac{(V_{CC(on)})_{\text{max}} C_{Vcc}}{0.5} + 30 \mu A = 430 \mu A \geq 75 \mu A \]
\text{(eq. 52)}

The power dissipated for the startup resistor at maximum input voltage is:
\[ P_{startup1/2} = \frac{\left( \frac{\sqrt{2} \cdot (V_{in,\text{rms}})_{HL}}{R_{startup1/2}} - V_{CC} \right)^2}{R_{startup1/2}} \]
\text{(eq. 58)}

Three 33–kΩ, 1/4 W resistors are placed in series.
ZCD Network

$R_{ZCD1}$ of Figure 2 limits:

- The current injected into the ZCD pin during the demagnetization time. As indicated in the data sheet, this current must remain below 5 mA.
- The current extracted from the ZCD pin during the on–time. This current must not exceed 2 mA.

During the on–time, the ZCD pin current is maximal at the highest line voltage:

$$I_{ZCD,\text{on}} = \frac{n_{\text{aux}}}{n_p} \sqrt{2} \cdot \frac{(V_{\text{in,\text{rms}}})_{\text{HL}}}{R_{ZCD1}} \leq 2\text{mA}$$  
(eq. 59)

During the demagnetization time, the auxiliary winding voltage is maximal when $V_{CC}$ is at its maximum value, that is, the OVP level. Hence:

$$I_{ZCD,\text{dmg}} = \frac{V_{CC(\text{OVP})\text{max}} + V_f}{R_{ZCD1}} \leq 5\text{mA}$$
(eq. 60)

Where $V_{CC(\text{OVP})\text{max}}$ is the $V_{CC}$ maximum value for $V_{CC}$ OVP protection tripping (28.5 V).

For optimal output current regulation, it is recommended to keep the ZCD pin voltage below 5 V. This is the goal of $R_{ZCD2}$ of Figure 2.

$$\frac{R_{ZCD2}}{R_{ZCD1}} \cdot \frac{(V_{CC,\text{max}} + V_d)}{R_{ZCD1} + R_{ZCD2}} \leq 5\text{V}$$
(eq. 61)

Where $V_{CC,\text{max}}$ is the maximal $V_{CC}$ voltage in normal operation (20 V in our application).

Finally, this resistor together with the $C_{ZCD}$ capacitor delays the zero–voltage crossing event and helps to tune the turn–on instant when the drain voltage is in the valley.

Finally: (see Table 4)

<table>
<thead>
<tr>
<th>$C_{VCC}$</th>
<th>$R_{\text{startup1/2}}$</th>
<th>$R_{\text{startup}}$</th>
<th>$D_{\text{AUX}}$</th>
<th>$R_{ZCD1}/R_{ZCD2}$</th>
<th>$C_{ZCD}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 µF / 35 V</td>
<td>three 33 kΩ, 1/4 W resistors in series</td>
<td>N/A</td>
<td>BAV21</td>
<td>33 kΩ / 10 kΩ</td>
<td>22 pF</td>
</tr>
</tbody>
</table>
DETAILED SCHEMATIC FOR OUR 10 W, UNIVERSAL MAINS LED DRIVER

Figure 9. Application Schematic

REFERENCES


[3] Stéphanie Cannenterre, Understanding sources of LED current deviations…