Four Port PCI-X Gigabit Ethernet Card Design
By Mohamad Tisani

Introduction
The PCI bus has been used for many years and is still running strong. This interface is being developed in Servers, Datacom and Telecom Systems. With many different PCI devices and peripherals being placed in systems today, the need for PCI Bridges becomes essential. The evolutionary PCI-X Architecture enhances system performance with better efficiency. It provides up to eight times better performance then the PCI bus. The PCI-X bus pushes the speed to 133 MHz and adds the split transaction, which makes the utilization of the bus much more efficient.

Pericom Semiconductor Corp. has a broad selection of PCI and PCI-X bridges including the PCI-X to PCI-X PI7C21P100, as well as a variety of PCI-to-PCI Bridges such as PI7C8150B and PI7C8154B. This application note discusses the use of the PI7C21P100 PCI-X to PCI-X Bridge when designing Gigabit Ethernet Add-in cards.

2.0 Gigabit Ethernet
The explosion of the network traffic and the demands for low cost solutions makes the 4 port Gigabit Ethernet card ideal for Servers and high-bandwidth connectivity requirements. Most enterprise servers need multiple Gigabit Ethernet network connections to keep up with the high-bandwidth requirements. Ethernet has become the most popular LAN connectivity worldwide. According to IDC, more then 85% of network interconnection is Ethernet. Figure 1 below shows a typical network Block diagram.

![Figure 1](image1)

System Block Diagram
Normally the PCI-X Gigabit Ethernet card is plugged into the PCI-X slot on the Server. Servers usually provide anywhere from two to four (or more) PCI-X slots. A block Diagram of a server is shown in figure 2. Currently the PCI-X is the I/O expansion bus of choice. Most, if not all of the servers provide PCI-X slots for I/O expansion.

![Figure 2](image2)

Application Block Diagram
Please refer to figures 3 and 4 for the Block diagram of the multiple Ports gigabit Ethernet solution. The main components for the Add-In card are:

1. PCI-X to PCI-X bridge
2. 2 Ports GIG-E controllers
3. Clock oscillator for the PCI-X bus
4. A crystal clock for the Gigabit Ethernet
5. PLL clock buffer for the 133 MHz PCI-X clock

All these components are required and these are the bare minimum chips needed. The only component that could be different is the Crystal oscillator for the Gigabit controller some chips needs 25 MHz, others need 62.5 MHz and others may use 125 MHz.
Unique features
Apart from some common features, the PI7C21P100 device has some unique features that are used for this application:

1. High timing margin Output buffers
The PCI-X specification states that for the PCI-X bus, the maximum loading is one load at 133 MHz, or two loads running at 100 MHz. PI7C21P100 adheres to that specification but also allows the designer to have more load. For example, on the secondary bus we were able to have three loads running at 133 MHz.

This feature is extremely helpful since many of the competing PCI-X to PCI-X bridges fail when used in this type of application. They fail simply because they do not have enough timing margin to work in this high-speed high loading environment. PI7C21P100 has plenty of timing margin in order to allow the designer to have three chips load running at 133 MHz speed.

2. Optimum FIFO size
Pericom has experimented with many different numbers of write and read FIFO’s. The analysis was done on many different applications. Our analysis indicates that customers need the following FIFO size to achieve the best performance:

- 4 K-bytes delayed read transaction FIFO’s for both the primary and the secondary sides.
- 2 K-bytes of posted write buffers for both the primary and the secondary sides.

The data indicated that bigger FIFO’s are not necessarily better. You have to choose the right number in order to service both the write and the read transactions.

Aside from having separate read and write FIFO’s the bridge can split the read or the write FIFO as 4 different buffers. This way the bridge can have up to 4 different read or write threads if needed. Since you have three different Gigabit Ethernet controllers on the secondary, in order to have them all active at the same time you will need this feature. This way all of the three controllers will be transferring data at the same.

This Architecture proved to be the optimum based on the performance report, which is also provided on the web site for your convenience.

3. Programmable FIFO Space
All memory transaction data going in or out of the bridge come from, or go through the FIFO memory inside the bridge. The FIFO is described in the section above. The architecture and the size of the FIFO is very crucial to the Gigabit Ethernet card performance since the Bridge will control all of the data throttling.

In order to enhance and make unique your application, The PI7C21P100 bridge provides a register that enables you to control the size of the data moving through the bridge. The user can customize the application by programming the bridge to accept the transaction based on how much available space is in the FIFO. This available FIFO space can be programmed to 128, 256, or 512 Bytes. So the bridge will ensure that we have enough entries in the FIFO before accepting the transaction. This is helpful and can help the hardware blend well with the software driver.

Let’s say that the Gigabit Controller will have its best performance when it is transmitting 512 Bytes of data. In this case it is best to program the bridge free space to be 512 Bytes. This way the data transmitted in a single transaction with no retries or disconnects. Otherwise the chip will have to try to transfer the 512 Bytes soon to stopped by the bridge may be at the 128 bytes boundary. Then it will have to retry again and transfer another 128 Bytes. Every time there is a retry to retransmit there is a loss of about 10 clocks for ending the current transfer giving up the bus and then re arbitrate again get a grant and try to transmit again. This is a unique feature that the competing products do not have.
Conclusion
Pericom’s PI7C21P100 PCI-X to PCI-X bridge device is well suited for 4 port Gigabit Network Interface card applications. It has many unique features like: Enhanced Timing margin output buffers; Optimum FIFO sizes; and up to 512 bytes of programmable FIFO free space for a single transaction. These features will facilitate the design of the Multiple Ports Gigabit Ethernet Card application and it will also provide better performance for which is critical in this application.

Please visit www.pericom.com/pcibridge